Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
1082 Discussions

I am having problems using a simulation clock in my testbenches.

CGood8
Beginner
295 Views

The .sv files compile in ModelSim but they do not compile in quartus prime.I have uploaded the tesbench in question in a .txt file and the error codes in produces in a separate .txt file

0 Kudos
1 Reply
RichardTanSY_Intel
85 Views

You may want to write the clocking block as

 

default clocking cb @(posedge Clock);

 

in line 43. I hope it helps.

Reply