JTAG_UART interrupt (Lab 4 )

Intel® FPGA University Program

University Program Material, Education Boards, and Laboratory Exercises

JTAG_UART interrupt (Lab 4 )

949 Views

Here is my assembly code

--- Quote Start ---

# include "nios2.h"

.text

.equ JTAG_UART_base_address , 0x00011020

.org 0x20

ISR:

rdctl et,ctl4

beq et,r0,Skip_ea_dec

subi ea,ea,4

Skip_ea_dec:

movia r4,JTAG_UART_base_address

ldwio r5,0(r4)

andi r5,r5,0x00ff

stwio r5,0(r4)

End_isr:

eret

.global main

main:

movia r8,JTAG_UART_base_address

movia r7,1

stwio r7,0(r8)

movia r7,1

wrctl ctl3,r7

movia r7,1

wrctl ctl0,r7

End:

br End

.end

--- Quote End ---

Please , explain how the interrupt exception active ?

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.