Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
1088 Discussions

MAX系列的CPLD和CYCLONE 10GX系列的FPGA共用JTAG编程口的问题。

smile123
Novice
548 Views

我现在板子上使用一块10GX系列的FPGA和3块MAX系列的CPLD,如何共用一个JTAG接口进行配置下载程序。

我现在的方法是四个设备的TMS和TCK接口分别与JTAG接口接到一起,然后JTAG的TDI接口接到第一块的TDI接口上,然后第一块的TDO接口接到第二块的TDI接口上,第二块的TDO接到第三块的TDI接口,依次类推,最后一块的TDO接口接到JTAG的TDO接口上。

不知道以上的方式是不是正确的,希望可以得到诸位的解答。

提前感谢!

0 Kudos
3 Replies
ClariceStarling
Valued Contributor II
538 Views

This should help:

Intel Cyclone 10 GX Device Design Guidelines

"If you have more than one device in the chain, connect the TDO pin of a device to the TDI pin of the next device in the chain."

YuanLi_S_Intel
Employee
515 Views

是的。以上的建议是可行的。此外,你也可以参考以下的文件。

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-10/c10gx-51003.p...


smile123
Novice
506 Views

好的,目前我的设计和这个文件中的原理图一致。

Reply