Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
1080 Discussions

Many errors in VHDL IP of Univ prog and I correct them

Altera_Forum
Honored Contributor II
766 Views

Hello, 

I tested the video IP for D5M camera and LTM touchscreen. 

There are many errors inf the UP IP and I corrected them. 

LTM is working now includded in SOCBuilder. 

How can we do to introduce correction in the new version of univ Prog IPs 

 

Regards
0 Kudos
0 Replies
Reply