Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
1147 Discussions

No Ouput for Deinterlacer

Altera_Forum
Honored Contributor II
‎01-26-2017 07:56 AM
868 Views

Hi All, 

 

I am building a video system using VIP suite together with University Program video ip cores. Interestingly, a portion of the output signals of the deinterlacer ip remain low(attached photo of signaltap ii), causing a black screen. I have been stuck with it for three days. Any idea of fixing it will be appreciated!  

 

Regards, 

Rayho
multiple-attachments.zip
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎01-26-2017 07:58 AM
134 Views

And I'm using DE1-SOC board.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.