Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

No Ouput for Deinterlacer

Altera_Forum
Honored Contributor II
802 Views

Hi All, 

 

I am building a video system using VIP suite together with University Program video ip cores. Interestingly, a portion of the output signals of the deinterlacer ip remain low(attached photo of signaltap ii), causing a black screen. I have been stuck with it for three days. Any idea of fixing it will be appreciated!  

 

Regards, 

Rayho
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
68 Views

And I'm using DE1-SOC board.

Reply