Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

PDA fir filter

Altera_Forum
Honored Contributor II
836 Views

im doing my M.E Applied Electronics in anna university at chennai.now im in final project,my title is parallel distributed arithmetic algorithm fir filter FPGA implementation.i written program for 8 tap fir filter.i have difficulty to write program for the above.so kindly help me..

0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
74 Views

Distributed arithmetic as a replacement for multipliers is not the trend in field design due to its complexity. It is used in some fir IP cores e.g. xilinx fir compiler. You will need some research into xilinx fir documentation and other general literature.  

Make a search for xilinx doc "Distributed Arithmetic FIR filter v9.0"
Altera_Forum
Honored Contributor II
74 Views

i have seen that paper.i dont know how to proceed,conceptually im ok.kindly can you help me please..........

Altera_Forum
Honored Contributor II
74 Views

Hi, 

Sorry I haven't done DA and probably will never. 

Look at this doc, it has enough low level detail: 

applications of distrbuted arithmetic to digital signal processing: 

a tutorial review
Altera_Forum
Honored Contributor II
74 Views

every one who needs vhdl programmes for serial DA fir filter you can just contect me i will help you  

good luck
Reply