Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.


Honored Contributor II

Hi all, I am final year student in Electronic Engineering at the University of Pretora (SA). My final project entails realizing a digital channel lattice equaliser on FPGA. Before implementing the equalizer I need to have a full functional QPSK modem with Nyquist filtering. May you please give me pointers on how to start implementing the equaliser as well as observations points to ensure that my modem is functioning correct. This moderm will be simulated on a Strtix III board.

0 Kudos
0 Replies