Community

Intel® FPGA University Program

Intel® FPGA University Program

University Program Material, Education Boards, and Laboratory Exercises

Discussions

Post a Question

Hi, whenever i try to run my circuit design in Quartus ii lite, I'm getting this error,Error (12004): Port "OUT1" does not exist in primitive "OR5" of...

by on Latest post on by

2 Replies 214 Views

0

2

How can I include "Dont Care" in a transition state when designing a state machine.

by on Latest post on by

1 Reply 122 Views

0

1

Pin is not stable when the device is powered up, how to deal with it please?

by on Latest post on by

1 Reply 155 Views

0

1

Are there tools available to simulate Terasic DE2-115 development kits for education purposes?

by on Latest post on by

1 Reply 107 Views

0

1

Quartus Prime Pro 19 complains about no license, but it is licensed. So, how can I confirm which versions are supported by my license ?

by on Latest post on by

2 Replies 169 Views

0

2

hello , we are working on edge detection ( coin detecting ) with D5M camera on board de1 soc, we could not integrate camera to use by quartuse, is the...

by on Latest post on by

1 Reply 144 Views

0

1

Arria10 PCIE example

by on Latest post on by

6 Replies 198 Views

0

6

Hi, Where should I ask for a VIP License?

by on Latest post on by

1 Reply 192 Views

0

1

How can I increase the font and ribbon size in the Intel FPGA Monitor Program 18.1?

by on Latest post on by

7 Replies 175 Views

0

7

Why is the FPGA Monitor Program Editor (from the UPDS) disabled/not working?

by on Latest post on by

2 Replies 168 Views

0

2

EOL (End Of Life) expectation for 10M08SCU169I7G

by on Latest post on by

1 Reply 174 Views

0

1

We are using "EP1K50FI256-2 " FPGA in our old design. This is not available. Please suggest us equivalent part for EP1K50 FPGA.

by on Latest post on by

2 Replies 154 Views

0

2

Does "Arm DS-5 Development Studio for Intel SoC FPGA Devices" license available through the University Program?

by on Latest post on by

9 Replies 183 Views

0

9

Sir, I would like to design a SFPDP module that receive parallel data from F/o module . This is a part of a recorder. My question is how to proceed wi...

by on Latest post on by

12 Replies 193 Views

0

12

When I am running <boardtest> problem with the terasic DE10 CycloneV SOC board with Quartus 19.1 Prime Standard using OpenCL, I am getting the follo...

by on Latest post on by

1 Reply 256 Views

0

1

Top Kudoed Authors

Epsum factorial non deposit quid pro quo hic escorol.

User

Count

3

2

1

1

1