Intel® FPGA University Program

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Intel® FPGA University Program

Discussions

Using an External clock with DE2 board

DE1-SOC: Baremetal SDCARD reading performance

DE1-SOC: What is default instruction clock frequency of HPS?

tse ip core ，I have dataout on rgmii ，but I can't receive data by wireshark’

interrupt problem

DE1-SOC revC: SDCard Interface for bare metal projects

Using Arduino Header

DE1-SoC FPGA Ethernet

HPS Qsys Tutorial

Altera Monitor Program Error

TSE MAC DEVICE error

DE1-SoC + D5M

Reprogramming Old Altera EP610PC-15

University program vwf

eclipse tool-chain settings to match monitor program

Featured Content

De2-115 remove the default project

Which Version of Quartus supports DE10-Standard?

Regarding access to solutions for instructors for FPGA Academy course

Re: De2-115 remove the default project