Intel® FPGA University Program

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Intel® FPGA University Program

Discussions

problems working through Using tse on DE2-115 boards from May 2015

Using TSE MAC+ 88e1111 PHY on De2i 150 board to send data between FPGA and PC

Problem with DE2 board

Trouble with I2C on Altera De-2 board

alt_up_sd_card_open_dev return 0. Whats wrong??

DDR PHY Problem

Using Triple Speed Ethernet on DE2-115 Board Infintie Reset Loop

SD Card IP Core cannot read

Altera Monitor Program Error in Win8

DE2i-150 PCIe slow throughput

DE1-Soc unhalting the second core

Avalon component for for writing/reading to DE2-115 eeprom

solution of Digital Logic Laboratory Exercise 6 for DE2-70

Altera Monitor Program JTAG issues

FFT Megacore source_error problem

Featured Content

De2-115 remove the default project

Which Version of Quartus supports DE10-Standard?

5SGXMA4H2F35C3N specs

Re: De2-115 remove the default project