Intel® FPGA University Program

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Intel® FPGA University Program

Discussions

Problem : University VWF

Classic DDR SDRAM for Cyclone ii does not work with QSYS

Problem: De1-SoC accelerometer for ARM a9 microprocessor

SSH on DE0 Nano Soc

Not able to generate programming files for de1 soc board with cyclone5 fpga

Help! SDRAM and VGA Controller

Problem with SDRAM controller and VGA controller in DE1

Altera Monitor No Longer Connects After Restart

problems working through Using tse on DE2-115 boards from May 2015

Using TSE MAC+ 88e1111 PHY on De2i 150 board to send data between FPGA and PC

Problem with DE2 board

Trouble with I2C on Altera De-2 board

alt_up_sd_card_open_dev return 0. Whats wrong??

DDR PHY Problem

Using Triple Speed Ethernet on DE2-115 Board Infintie Reset Loop

Featured Content

Did I need to set a proper pin assignment if I running a simulation ?

'starter kit' for lab 12 (Basic Digital Signal Processing) using DE2-115 board

How do i solve OpenCL Platform?