Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

de1-soc tutorial

Honored Contributor II

I made up a short tutorial on integrating the SDC file for the De1-soc. It is a follow on from the sdram tutorial.  


By no means am I am expert, but it might help people that are learning about timing constraints. Feedback would be nice (especially from people that can validate the approach). 


0 Kudos
0 Replies