Intel® Fortran Compiler
Build applications that can scale for the future with optimized code designed for Intel® Xeon® and compatible processors.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
29280 Discussions

Statement function with mixed mode expression causes ICE with 2017U1

mecej4
Honored Contributor III
468 Views

This is a simplified reproducer for the compiler bug reported in https://software.intel.com/en-us/forums/intel-visual-fortran-compiler-for-windows/topic/702117 .

The bug does not occur with version 16.0.4.246, but can be seen with version 17.0.1.143 (32 and 64 bit target). Compiling with /Od is enough to trigger the ICE. If the constant "2d0" in the ASF definition on line-2 is replaced by "2.0" or "2.0e0", the ICE disappears. If the third dummy argument "fot" of the ASF is replaced by something different in name from the second argument of the main function, the ICE disappears.

      function fcph(t,fot)
      cp(c2,t,fot) = c2*t+ (fot/2d0)  ! <<== Statement Function
      fcph = cp(0.024,t,fot)
      return
      end

 

0 Kudos
1 Reply
Steven_L_Intel1
Employee
468 Views

Thanks! Escalated as DPD200415852.

0 Kudos
Reply