We working on a design using a Cyclone 10 10CX085YF672E6G and his compiled pin out does not seem to match the cadence schematic symbol.
For example the compiled design has pin K4 as an LVDS output, but the schematic symbol shows it as a No Connect
We need to know why there are two contrasting definitions for pin K4.
Also I have attached the pinout listing excel file, note I am using the F672 (Go to the F672 page, line 227 you will see pin K4 shown that it can be used as LVDS (which it is) or for DDR etc)
I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.