成功了! 订阅已添加。
成功了! 订阅被移除。
很抱歉,您必须验证才能完成此操作。请单击您电子邮件中的验证链接。您可以重新发送,通过 配置文件.
Hello,
I was trying to find out if it is possible to force hardware to produce a IEEE 754 compliant division unit for double precision floats. Currently the design defaults to "faithful rounding".
链接已复制
Hi,
As your issue is related to FPGA, we are moving your case to FPGA forum for quicker response.
Thanks
Goutham