Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
Announcements
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
606 Discussions

Error (12014): Net "key_Qk_shift_i[5]", which fans out to "mod16:generate_block_identifier[4].f1|x[1]", cannot be assigned more than one value

MFort6
Beginner
617 Views

 genvar i,j;

 generate

 for (i=0; i<=25; i=i+4) begin : generate_block_identifier // <-- example block name

   mod16 f1 ( key_Qk_shift_i[i+3:i], new_salt_Or[i+3:i], input_data[i+3:i], r_out[i+3:i], xor_out[i+3:i], clk ,CurrentState);

for (j=0; j<=25; j=j+4) begin : generate_block_identifier_2

shift_mod shift ( key_Qk, CLK, currentState, j, key_Qk_shift_o);

end

 end 

 endgenerate

 

 

key_Qk_shift_o is the output of the module 

and key_Qk_shift_i is the input of the other module 

 

this is how i am connecting them

 

 wire [255:0] key_Qk_shift_i;

 wire [255:0] key_Qk_shift_o;

 tri [255:0] key_Qk_shift;

 

assign key_Qk_shift = key_Qk_shift_o;

assign key_Qk_shift_i = key_Qk_shift;

 

any help plz

 

0 Kudos
2 Replies
KhaiChein_Y_Intel
537 Views

Hi,

 

May I request the design.qar for investigation? To generate the design.qar, click on Project > Archive Project. What is the software version and edition (Pro/Standard) you were using?

 

Thanks.

Best regards,

KhaiY

KhaiChein_Y_Intel
537 Views

Hi,

 

May I know if you have any updates?

 

Thanks.

Best regards,

KhaiY

Reply