Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
701 Discussions

HLS AFU design example

ema1
Beginner
1,512 Views

Hello,

would it be possible to have access to the example described here:

https://www.intel.com/content/www/us/en/docs/programmable/683025/current/about-the-hls-afu-design-example.html

 

By the way, this example is for Arria-10-based accelerator cards. Would it be possible to have access to a similar example for Stratix-10-based accelerator cards, such as the PAC D5005?

 

Thank you!

0 Kudos
1 Solution
aikeu
Employee
1,455 Views

Hi ema1,


I have emailed you the HLS AFU design example.


Thanks.

Regards,

Aik Eu


View solution in original post

0 Kudos
7 Replies
aikeu
Employee
1,492 Views

Hi ema1,


I will feedback to you once I got the info that you requested.


Thanks.

Regards,

Aik Eu


0 Kudos
ema1
Beginner
1,482 Views
0 Kudos
aikeu
Employee
1,456 Views

Hi ema1,


I have emailed you the HLS AFU design example.


Thanks.

Regards,

Aik Eu


0 Kudos
ema1
Beginner
1,449 Views

Thank you for your help!

However, I did not received the example, but I received an email with this content:

Intel IT message policy blocked a message because it contained a restricted attachment

 

Could you please send me the example in another way please?

 

Thanks!

0 Kudos
aikeu
Employee
1,430 Views

Hi ema1,


I have sent you another email.

Do feedback to me if the zip file can be accessed.


Thanks.

Regards,

Aik Eu


0 Kudos
ema1
Beginner
1,426 Views

Hi,

yes, I've received the email and I can access the zip file.

 

Thank you so much!

0 Kudos
aikeu
Employee
1,395 Views

Hi ema1,


I will close this thread since I have provided you the info to your question. Do consider raise another thread if there is further question.


Thanks.

Regards,

Aik Eu


0 Kudos
Reply