Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
723 Discussions

Message removed by author

LarryS1
Beginner
‎05-03-2021 11:04 AM
1,206 Views

Message removed by author as moot

0 Kudos

Link Copied

2 Replies
Hazlina_R_Intel
Moderator
‎05-03-2021 07:04 PM
1,193 Views

Hi,

Thanks for your question. May I know the simulation/emulation or coding environment or tool that you use? What device are you targeting for your code, is it an FPGA or CPLD?


-Hazlina


0 Kudos
Copy link
LarryS1
Beginner
‎05-04-2021 06:14 AM
1,185 Views
In response to Hazlina_R_Intel

This is using Intel OpenCL SDK for FPGA, v 19.4 (20.3 does the same thing).

The hardware target is Stratix 10 MX, but the failure happens in emulation.

 

In response to Hazlina_R_Intel
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.