Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
502 Discussions

Message removed by author

LarryS1
Beginner
261 Views

Message removed by author as moot

0 Kudos
2 Replies
Hazlina_R_Intel
Moderator
248 Views

Hi,

Thanks for your question. May I know the simulation/emulation or coding environment or tool that you use? What device are you targeting for your code, is it an FPGA or CPLD?


-Hazlina


LarryS1
Beginner
240 Views

This is using Intel OpenCL SDK for FPGA, v 19.4 (20.3 does the same thing).

The hardware target is Stratix 10 MX, but the failure happens in emulation.

 

Reply