Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
502 Discussions

Regarding writing test bench for Intel OpenCL generated code.


I donot have Mentor graphics Model SIm software with me. However I have Aldec Riviera pro tool.

Can you please help how to identify the DUT and procedure for writing test bench. Intel has given simulator support only to Mentor Graphics Model sim., using -march=simulator option where the host code is being drivern as Test bench.How to do that for other tools ?

0 Kudos
1 Reply