Community

Intel® High Level Design

Peer-to-peer only support for Intel® High Level Synthesis Compiler, DSP Builder for Intel® FPGAs, Intel® FPGA SDK for OpenCL™

Discussions

Post a Question

Error: pll_rom: Failed to find module opencl sdk standard 19.1

by on Latest post on by

1 Reply 47 Views

Stratix 10 PHY Lite Avalon bus waitrequest issue

by on Latest post on by

14 Replies 233 Views

how can I fix error while loading shared libraries: libalteracl.so: wrong ELF class: ELFCLASS64

by on Latest post on by

1 Reply 35 Views

About 10bitsPerSymbol of ihc::stream_out

by on Latest post on by

3 Replies 60 Views

Help with AOCL_LINK_CONFIG not finding OpenCL.lib

by on Latest post on by

1 Reply 61 Views

I am trying to implement a FIFO using only one single port SRAM in verilog.

by on

0 Replies 26 Views

Incorrect temperature read for a10_ref BSP of v20.1

by on Latest post on by

4 Replies 64 Views

Linking error for clGetBoardExtensionFunctionAddressIntelFPGA on Devcloud

by on Latest post on by

2 Replies 35 Views

Cosim testbench elaboration fails and psg_mpfr.dll and psg_mpir.dll not found

by on Latest post on by

1 Reply 40 Views

FPGA runtime nodes unavailable for the last several hours on devcloud

by on Latest post on by

2 Replies 29 Views

Bidirectional OpenCL Channel Stalls (both at read and write insts)

by on Latest post on by

3 Replies 81 Views

How do you install oneAPI FPGA for a custom platform?

by on Latest post on by

1 Reply 33 Views

Compiler Error while compile for Intel fpga device on Intel Dev Cloud machine.

by on Latest post on by

1 Reply 46 Views

Unable to run final build on FPGA using devcloud

by on Latest post on by

1 Reply 41 Views

DSP Double Pumping

by on Latest post on by

10 Replies 82 Views

Top Kudoed Authors

Epsum factorial non deposit quid pro quo hic escorol.

User

Count