Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
539 Discussions

how to improve fmax for S10 FPGA when using OpenCL

DongWang-BJTU
New Contributor I
435 Views

I am porting my OpenCL design from Arria-10 to Stratix-10 device. On A10 FPGA (1150 device), the best fmax was around 210MHz,  however, on Stratix-10 FPGA (2800 device), the best fmax was around 250MHz.  The improvement in Fmax was very limited. The same code was used here, and the resource utilization on S10 are 49%(logic), 25%(RAM block) and 3%(DSP).

In the report.html file,  the Fmax estimated was around 480MHz.

I reported the critical path by using the Timing Analyzer and found that the critical path passes through a region of PLL blocks as follow:

捕获.JPG

Is this caused by the long routing path ?  How could I identify the real cause of the low fmax problem ?

0 Kudos
1 Reply
AnilErinch_A_Intel
376 Views

Hi ,

There are a variety of methods which can be used to improve the fmax.

It depends on how the code has been written and what and all best practices have been used.

Please refer the document below and compare with the code base and let us know if you can incorporate any of the suggestions to improve the performance.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/opencl-sdk/aocl-best-pra...

Thanks and Regards

Anil


Reply