Intel® ISA Extensions
Use hardware-based isolation and memory encryption to provide more code protection in your solutions.
1094 Discussions

AMX: TDP* insn register restrictions

Beulich__Jan
Beginner
‎04-29-2021 11:56 PM
597 Views

While I can see reasons for source registers to not match the destination register, may I ask for the background of also disallowing the two source registers to be the same? Or is this perhaps a restriction which would better be dropped?

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.