Intel® ISA Extensions
Use hardware-based isolation and memory encryption to provide more code protection in your solutions.
1131 Discussions

AVX10.2 embedded rounding exception behavior

Beulich__Jan
New Contributor I
‎08-15-2024 02:29 AM
555 Views

Exception information has "EVEX.b encoding #UD conditions not met" in the spec, effectively referring back to the SDM. The SDM, however, doesn't even know of EVEX.U yet. This is particularly an issue for scalar insns, where right now one can only guess that EVEX.U clear will #UD when EVEX.b is set. Can this be made explicit, please?

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.