Intel® ISA Extensions
Use hardware-based isolation and memory encryption to provide more code protection in your solutions.
1121 Discussions

Minor documentation bugs of movd and movq

sirrida
Beginner
‎11-02-2011 07:50 AM
555 Views
Regarding the manual "Intel 64 and IA-32 Architectures Software Developers Manual" of May 2011.

The commands in "MOVD/MOVQ-Move Doubleword/Move Quadword" which act on MM registers are described as SSE2 but should be MMX.

In "MOVQ-Move Quadword" the cpu feature flags are missing.
0 Kudos

Link Copied

1 Reply
SHIH_K_Intel
Employee
‎11-23-2011 01:34 PM
555 Views
thx for catching this
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.