- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Is there any penalties with in Intel SSE4?
Read in some document like accessing the partial register data from XMM register and from GPRs will cause some penalty.
Is there any document to understand better on the Data transfer penalties among the SSE registers.
- Tags:
- Intel® Advanced Vector Extensions (Intel® AVX)
- Intel® Streaming SIMD Extensions
- Parallel Computing
Link Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
This seems an overly wide and unspecific topic, so I'm not surprised you didn't get a timely response. Are you referring to the topic discussed in https://software.intel.com/en-us/forums/topic/308004 ?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
There is penalty when imtermixing SSE and AVX code.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page