SDM mentions states of the access rights in GDTR and IDTR, but they are do not have that concept

Intel® ISA Extensions

Use hardware-based isolation and memory encryption to provide more code protection in your solutions.

SDM mentions states of the access rights in GDTR and IDTR, but they are do not have that concept

437 Views

Table 9-1. IA-32 and Intel 64 Processor States Following Power-up, Reset, or INIT (Contd.) describes state of GDTR and IDTR as below,

Base = 00000000H
Limit = FFFFH
AR = Present, R/W

But AR = Present, R/W are not applicable to those two registers.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.