Intel® ISA Extensions
Use hardware-based isolation and memory encryption to provide more code protection in your solutions.
Announcements
FPGA community forums and blogs have moved to the Altera Community. Existing Intel Community members can sign in with their current credentials.
1136 Discussions

probable mistake in documentation---please check2

logicman112
Beginner
797 Views
Intel 64 and IA-32 Architectures
Software Developers Manual
Volume 3A: System Programming Guide, Part 1 , Order Number: 253668-034US , March 2010

Vol. 3 6-13
6.10 INTERRUPT DESCRIPTOR TABLE (IDT)
NOTE
IA-32 architecture rules need to be followed for setting up IDTR
base/limit/access fields
and each field in the gate descriptors. The
same apply for the Intel 64 architecture.
------------------------------------------------------------------------------------

base/limit/access fields ? IDTR does not have access field!!






0 Kudos
2 Replies
SHIH_K_Intel
Employee
797 Views
pls refer to Figure 2-5 of Vol 3A
0 Kudos
logicman112
Beginner
797 Views
I refered to Figure 2-5, 3A.
I do not see any access field in IDTR!!
0 Kudos
Reply