Intel® Integrated Performance Primitives
Deliberate problems developing high-performance vision, signal, security, and storage applications.
6734 Discussions

L1-dcache-loads meansing

jiadengx
Beginner
‎01-31-2024 01:15 AM
553 Views

Regarding the L1-dcache-loads events, Is it only include the memory access instructions submitted? Isthe perfetch included in it ? How about the memory access instructions followed by a wrong branch prediction?

0 Kudos

Link Copied

1 Reply
Gennady_F_Intel
Moderator
‎01-31-2024 08:56 PM
525 Views

I am not sure if this question is related to IPP library. It seems you could address this topic against Analyzer ( specifically VTune ) Forum - https://community.intel.com/t5/Analyzers/bd-p/analyzers

 

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.