Intel® Integrated Performance Primitives
Deliberate problems developing high-performance vision, signal, security, and storage applications.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6814 Discussions

Reducing bit depth

Deleted_U_Intel
Employee
‎04-06-2004 09:17 AM
717 Views
Hi all

There is new function in IPP40 - ippiConvert_8u1u_C1R.
I'd like ask what is threshold level for Stucki's dithering(and its scope). Also i'm afraid i can't understand by the proper way what should i put in place - Offset (in bits) in the first byte of the source image row.

Thanks,
Adi
0 Kudos

Link Copied

2 Replies
Intel_C_Intel
Employee
‎04-06-2004 11:13 AM
717 Views

Hi, Adi

Did you read the IPPI Developers Manual? Please take a look on Chapter 4, Image Data Exchange Functions for details about bit offset and Stucki's dithering. And, come back if youwill have questions:)

Regards,
Vladimir

0 Kudos
Copy link
Intel_C_Intel
Employee
‎04-15-2004 07:04 AM
717 Views

Adi,

Stucki's error diffusionalgorithm implemented in IPP was done according the book, Stuckie, P 1981 "MECCA - a multiple-error correcting computation algorithm for bilevel image hardcopy rereproduction", Research Report RZ1060, IBM Research Laboratory, Zurich, Switcherland

The error filter is rectangular grid with weights as below
x 8 4
2 4 8 4 2 / 42
1 2 4 2 1
Regards,
Vladimir
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.