Intel® Moderncode for Parallel Architectures
Support for developing parallel programming applications on Intel® Architecture.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1699 Discussions

__sync_bool_compare_and_swap: will it clear the current value between all "remote" cores?

rusty0412
Beginner
‎06-21-2011 02:46 PM
2,771 Views
Hi,

I am looking for cheap ways to maintain a consistent state. I have realized that mutexes and rw locks will clear out the value the test and set variable from the cache of all other cores than the one currently trying to do the test and set. Afterwards, a thread will have a cache miss and will have to go to memory. I am wondering whether this is the case with __sync_bool_compare_and_swap, __sync_add_and_fetch, etc? Will a memory barrier cause the same effect?

Are there any good references out there on inexpensive primitives that scale well?

Thanks

0 Kudos

Link Copied

1 Reply
Tudor
New Contributor I
‎06-21-2011 04:36 PM
2,771 Views
As far as I know, yes, these operations you mentioned are implemented as atomic memory accesses and will cause corresponding cache invalidations.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.