Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Beginner
1,057 Views

哈囉大家好,我想問如何在Quartus II上產生傳播延遲,使用verilog #10寫法在編譯時會被忽略,請問有甚麼做法可以解決這個問題呢?

 
Tags (1)
0 Kudos
2 Replies
Highlighted
Valued Contributor II
167 Views

Re: 哈囉大家好,我想問如何在Quartus II上產生傳播延遲,使用verilog #10寫法在編譯時會被忽略,請問有甚麼做法可以解決這個問題呢?

Propagation delays in Verilog like #10 are non-synthesizable and Quartus ignores delays coded in Verilog. If you really need to introduce a delay in a particular logic net, you will have to use buffers (ALTBUFF) components and specify the delay type. Another method of introducing delays could be via pipe-lining. Add a register in the circuit path and try getting the delay to the exact value needed.

Highlighted
Beginner
167 Views

Re: 哈囉大家好,我想問如何在Quartus II上產生傳播延遲,使用verilog #10寫法在編譯時會被忽略,請問有甚麼做法可以解決這個問題呢?

我會嘗試用pipe-lining的方法,謝謝你的回答​

0 Kudos