Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15545 Discussions

如何使用Quartus Prime 18.1生成可直接打开编译的LVDS样例工程

smeng12
Partner
309 Views

Hi:

您好,我想通过Quartus 生成LVDS IP的样例工程,创建example工程后,并未像其它IP(例如DDR)工程一样,生成相应的Quartus可直接打开编译的工程文件,我通过查看readme文档,提示需要执行tcl脚本,尝试在工程内运行“make_qii_design.tcl”脚本文件后,系统报错,具体可见附件图片,请问还需要哪些操作才能生成对应LVDS IP的样例工程,谢谢。按照顺序尝试执行脚本按照顺序尝试执行脚本提示的错误信息提示的错误信息

0 Kudos
2 Replies
EngWei_O_Intel
Employee
237 Views

Hi Shawn Meng


Can you refer to section "LVDS SERDES IP Core Design Examples" in the doc below?

 

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/archives/ug_altera_lvds-...


Thanks.

Eng Wei


EngWei_O_Intel
Employee
222 Views

Hi Shawn Meng

We do not receive any response from you to the previous reply that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

 

Eng Wei

Reply