Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17041 Discussions

10 tap fir filter in verilog

Altera_Forum
Honored Contributor II
1,840 Views

Hi i want to write 10 tap fir filter .also i want to generate 10 tap FIR filter usingQuartusMegaFunction. 

:) 

can you help me to write this two codes. i am beginner here.
0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
1,101 Views

Hi, 

1) If u want to use megacore, just generate the FFT IP providing your 10 coefficients 

2) If u want to write on your own it is pretty easy too... since it is simple weighted additions... Just read the FFT structures and find out which is the best for your set of coefficiets(e.g. if it is symmetric or not) 

 

Nishanth
0 Kudos
Altera_Forum
Honored Contributor II
1,101 Views

You mean use fir compiler (not fft)

0 Kudos
Altera_Forum
Honored Contributor II
1,101 Views

i need FIR filter. not FFt.. pls send simple code for me

0 Kudos
Altera_Forum
Honored Contributor II
1,101 Views

Sorry I meant FIR compiler....:) 

 

If you are not trying to exploit the specific structure of coefficients(like zeros in the coefficients multiplications can be avoided), FIR compiler is the ready to use use and easiest solution.
0 Kudos
Altera_Forum
Honored Contributor II
1,101 Views
0 Kudos
Reply