- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I have a 10GBASE-R transceiver designed in verilog and I want to create its Qsys model so that I can use the transceiver toolkit. However, the Qsys library does not have the BASE-R IP Core. Is there another IP Core I am supposed to use that encompasses 10GBASE-R?Link Copied
0 Replies
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page