Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16611 Discussions

3 wire spi data transfer

Altera_Forum
Honored Contributor II
‎03-12-2018 12:09 PM
1,497 Views

Hi  

 

I am using 3 wire SPI IP from the prime Software. I didn't found any document which says how to pass the data or how to use this IP.  

 

In this IP, 

Input side 3 wire SPI IP, which is Avalon memory mapped interface, consisting of data lines, clock, write, read, chipselect signals. 

Output side 3 wire SPI IP, having SPI interface, consisting of MISO, MOSI, SS_N, SCLK. 

 

I am using 5 slave to connect and communicate with 3 WIRE SPI. 

 

CAN ANYONE HERE PLEASE TELL ME HOW TO PASS THE DATA OVER 3 WIRE SPI????
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-14-2018 09:15 AM
737 Views

Chapter 5 of the "embedded peripherals ip user guide (https://www.altera.com/en_us/pdfs/literature/ug/ug_embedded_ip.pdf)" covers Altera's SPI IP core. See table 21 for the register map which you access via the Avalon MM interface. 

 

Cheers, 

Alex
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.