Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15383 Discussions

About CRCERROR BIT (Cyclone III devices)

Blues-sptn
Novice
228 Views

Please refer to the following documents.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyc3/cyc3_ciii51013.pdf

cf: P5 Error Detection Timing

 

Is the update time for CRC ERRO detection the same as the CRC Calculation Time?

If not, please let us know about the update cycle.

0 Kudos
1 Reply
JohnT_Intel
Employee
100 Views

Hi,

 

The CRC Error detection is the same as the CRC Calculation time which is depending on your clock division.

Reply