About CRCERROR BIT (Cyclone III devices) - Intel Community

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

About CRCERROR BIT (Cyclone III devices)

553 Views

Please refer to the following documents.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyc3/cyc3_ciii51013.pdf

cf: P5 Error Detection Timing

Is the update time for CRC ERRO detection the same as the CRC Calculation Time?

If not, please let us know about the update cycle.

Link Copied

1 Reply

425 Views

Hi,

The CRC Error detection is the same as the CRC Calculation time which is depending on your clock division.

Copy link

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.