Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16684 Discussions

Agilex gated clock conversion

IanD
Novice
1,228 Views

Hello,

I'm running Quartus 21.3 building for an Agilex FPGA. The clock gate conversion isn't working even though I have this set in the project file:

set_global_assignment -name SYNTH_GATED_CLOCK_CONVERSION ON

in the *.syn.rpt I see this message:

Warning (20807): Automatic Gated Clock Conversion is enabled, but no clocks are explicitly identified and this family does not support automatic clock recognition during synthesis. Add GATED_CLOCK_CONVERSION_BASE_CLOCK assignments to properly identify base clocks.

The SDC constraints don't seem to make a difference on the clock roots that I want converted. Furthermore, I haven't found a way for the tool to take the GATED_CLOCK_CONVERSION_BASE_CLOCK assignment.

Any assistance would be appreciated.

0 Kudos
1 Solution
ShengN_Intel
Employee
1,196 Views

Hi,


[First Post Edited]

Had to use both:

set_global_assignment -name SYNTH_GATED_CLOCK_CONVERSION ON

set_global_assignment -name SYNTH_GATED_CLOCK_CONVERSION_BASE_CLOCK ON

Then Following design synthesis, view the results of gated clock conversion in the Gated Clock Conversion Details report (.syn.rpt under Gated Clock Conversion Details). The report lists all converted and unconverted gated clocks with their base clocks. For unconverted gated clocks, the report specifies the reason the clock is not converted.


Thanks,

Best Regards,

Sheng


p/s: If any answer from the community or Intel Support are helpful, please feel free to give best answer or rate 4/5 survey.


View solution in original post

0 Kudos
4 Replies
ShengN_Intel
Employee
1,199 Views

Hi,


Use this set_global_assignment -name SYNTH_GATED_CLOCK_CONVERSION_BASE_CLOCK ON

Then Following design synthesis, view the results of gated clock conversion in the Gated Clock Conversion Details report (.syn.rpt under Gated Clock Conversion Details). The report lists all converted and unconverted gated clocks with their base clocks. For unconverted gated clocks, the report specifies the reason the clock is not converted.


Thanks,

Best Regards,

Sheng


p/s: If any answer from the community or Intel Support are helpful, please feel free to give best answer or rate 4/5 survey.


0 Kudos
ShengN_Intel
Employee
1,197 Views

Hi,


[First Post Edited]

Had to use both:

set_global_assignment -name SYNTH_GATED_CLOCK_CONVERSION ON

set_global_assignment -name SYNTH_GATED_CLOCK_CONVERSION_BASE_CLOCK ON

Then Following design synthesis, view the results of gated clock conversion in the Gated Clock Conversion Details report (.syn.rpt under Gated Clock Conversion Details). The report lists all converted and unconverted gated clocks with their base clocks. For unconverted gated clocks, the report specifies the reason the clock is not converted.


Thanks,

Best Regards,

Sheng


p/s: If any answer from the community or Intel Support are helpful, please feel free to give best answer or rate 4/5 survey.


0 Kudos
IanD
Novice
1,179 Views
0 Kudos
AEsqu
Novice
1,190 Views

The Intel doc refers to source clock and then on entity,

this is a bit strange:

https://www.intel.com/content/www/us/en/docs/programmable/683296/23-1/analysissynthesisassignmentssynthgatedclockconversionbaseclock.html

 

Shall it require at last a -to * ?

Something like 

set_instance_assignment -name synth_gated_clock_conversion_base_clock on -to *

0 Kudos
Reply