Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15380 Discussions

Arria 10 DSP resulta=(ay+az)*ax, resultb=(by+bz)*bx possible?

FPGAOLOG
New Contributor I
251 Views

Arria 10 DSP resulta=(ay+az)*ax, resultb=(by+bz)*bx possible?

0 Kudos
4 Replies
SengKok_L_Intel
Moderator
241 Views

Hi,


Yes, it is possible, you can use the Native Fixed-Point DSP Intel Arria 10 FGPA IP to configure it.

 

Resulta = (ay+az)* ax

Resultb = (by+bz)* bx


Regards -SK


FPGAOLOG
New Contributor I
236 Views

According to Arria 10 DSP document, resultb is only available in m18×18_full operational mode, and in this mode's section it says the function is:

• resulta = ax * ay
• resultb = bx * by

 

Regards,

Levent

SengKok_L_Intel
Moderator
230 Views

You can also refer to section 3.2.2 pre-adder that stated it can configure in 2 independent 18 bits pre-adder. You may explore it from the " Pre-adder" tab in Native Fixed-Point DSP Intel Arria 10 FPGA IP.


SengKok_L_Intel
Moderator
202 Views

If further support is needed in this thread, please post a response within 15 days. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions. 


Reply