Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17048 Discussions

Augmented circuit with lpm

Altera_Forum
Honored Contributor II
‎09-28-2015 01:59 PM
1,104 Views

Hi guys. 

 

I am having problem with my vhdl code. I got this error for my coding. I already attach my error (augmented circuit 1.jpg) and my coding (coding.txt). Kindly help me if every body knows. Thanks in advance.
multiple-attachments.zip
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-28-2015 03:23 PM
408 Views

I think you forgot to connect the clock and clock en to the multiply component. Its trying to connect qreg to the clocken and resultreg to the clock.  

Lesson - use named association rather than positional association.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.