- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I get a ASIC design which want to be verified on FPGA.
I know Quartus support "Auto gated clock convert to clock enable" recently.
From the above web, I know that case(1) can completely support gated clock conversion.
How about case(2)? Can latch-based clock gating work for gated clock conversion?
Should I do formal verification when "Auto gated clock convert to clock enable" is turned on.
How about case(3)?
Case(1): Note that enable_a is from the clock_a domain.
assign gated_clock_a=clock_a & enable_a;
assign gated_clock_a=clock_a | enable_a;
Case(2): Latch-based clock gating
always@(*) begin
if (~clock_a )
enable_a <= enable;
end
assign gated_clock_a= clock_a & enable_a ;
Case(3): Note that enable_a is from the clock_a domain.
Note that enable_a2 is from the gated_clock_a domain.
assign gated_clock_a = clock_a & enable_a;
assign gated_clock_a2 = gated_clock_a | enable_a2;
Thank you very much.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Sorry for the late response. From what I know, case 2 is allowed.
You can refer to pages 12-10 to 12-12 of this document: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/qts/qts_qii51006.pdf#page=10
Is case 3 a cascaded clock gating? This only works on certain devices, I think it's best you don't use this method since you're doing ASIC prototyping.
Regards,
Nurina
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Could someone please tell me the answer? Thank you very much.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Sorry for the late response. From what I know, case 2 is allowed.
You can refer to pages 12-10 to 12-12 of this document: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/qts/qts_qii51006.pdf#page=10
Is case 3 a cascaded clock gating? This only works on certain devices, I think it's best you don't use this method since you're doing ASIC prototyping.
Regards,
Nurina
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi NurinaW,
Thank you, NurinaW, very much. I understand it. About case 3, a cascaded clock gating, ASIC has different application domain so that there needs a cascaded clock gating to gate the clock for different IP and for different application domain. So, I can't cancel that.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
It depends on your device. It's supported in Arria® series, Cyclone® II, Cyclone III, Cyclone IV, Stratix® II, Stratix II GX, Stratix III, Stratix IV, and Stratix V devices.
You can refer to section 2.2.3.5 here: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/archives/ug-qpp-design-recommendations-19-1.pdf#page=65
And this help page; https://www.intel.com/content/www/us/en/programmable/quartushelp/current/index.htm#logicops/logicops/def_synth_gated_clock_conversion.htm
Regards,
Nurina
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.
Regards,
Nurina
P/S: If you like my comment, feel free to give Kudos. If my comment solved your problem, feel free to accept my comment as solution!
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page