Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15339 Discussions

Avalon st single clock fifo CSR address

srinivasan
Beginner
134 Views
Hi,
I am using Avalon st single clock fifo...In that I want to enable the almost empty and almost full signal..For that I need to configure CSR address and CSR write data....

For this...I don't know to how to give CSR address and data...

Can anyone help me on this..
0 Kudos
1 Reply
SyafieqS
Moderator
115 Views

Hi Srinivasan,


You may need to refer to link below for details related to Avalon-ST Single-Clock and Dual-Clock FIFO Cores- Thresholds.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_embedded_ip.pdf#page=...




Reply