Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15323 Discussions

Below warning was reported for clock by Quartus Prime 18.0

XQSHEN
Novice
199 Views

Software: Quartus Prime 18.0

Device: 10M16DCU324I7G

 

Below warning is reported after run Fitter.

What's the problem here and what should I do?

 

Warning (332060): Node: emmc_driver:emmc_driver_0|clk_div[2] was determined to be a clock but was found without an associated clock assignment.

 

Verilog code: just use 50MHz to devide to generate 12.5MHz for eMMC write FIFO. It's customized component (I defined it as eMMC driver) used in NIOS system.

 

 always @(posedge clk) clk_div <= clk_div + 3'd1; // clk=50MHz

 assign ddrfifo_clk = clk_div[2]; //12.5MHz

0 Kudos
3 Replies
Kenny_Tan
Moderator
182 Views

You may need to write a sdc and create a clock for this. You may refer to https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_timequest_cookbo...

 

Thanks

Kenny_Tan
Moderator
182 Views

Any update?

XQSHEN
Novice
182 Views

You are right. you can close it.

Reply