Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
New Contributor I
86 Views

CRC error check in verilog

Jump to solution

Hi 

can anyone help me how to implement an verilog code to check data integrity using CRC for polynomial calculation x11+x8+x7+x6+x4+x3+x1+1. 

i want to check data integrity at receiver side.

Thanks

regards

0 Kudos

Accepted Solutions
Highlighted
Valued Contributor I
78 Views

Did you use the solution referenced in your previous post:

https://community.intel.com/t5/Intel-Quartus-Prime-Software/Help-needed-for-implementing-CRC-polynom...

Don't start a new post unless you really need to change the subject dramatically.

View solution in original post

4 Replies
Highlighted
Valued Contributor I
79 Views

Did you use the solution referenced in your previous post:

https://community.intel.com/t5/Intel-Quartus-Prime-Software/Help-needed-for-implementing-CRC-polynom...

Don't start a new post unless you really need to change the subject dramatically.

View solution in original post

Highlighted
Valued Contributor I
75 Views

FYI just for fun I followed the instructions in the previous post for a CRC generator with a data width of 1, polynomial width of 12, with your requested polynomial, and it generated the following results:

crc.JPG

Highlighted
New Contributor I
56 Views

sir is that logic work for 300Mhz clock source. 

thanks in advance

 

0 Kudos
Highlighted
Valued Contributor I
45 Views

Well, that depends on a lot of things that have not been specified.

Device family, speed grade, layout.

So no way to say at this point.

The implementation is register based with probably just one level, or two at most, in the feedback logic.

So if 300MHz is a valid internal clock for a device, I would say a definite maybe.