Camera Link Transmitter Design

[m_kumar]

Hi sir/madam.

I'm designing an camera link logic to transmit   rgb data to through camera link. I stuck with how to generate clock signals for both transmitter side and receiver side. 

I studied one manual it was saying need to generate two clocks.

1. base pixel clock.
2. lvds bit clock ( i,e base pixel clock *7 /2 )

can i get any design references for to solve this problem

[EngWei_O_Intel]

Hi Kumar

Are you trying to create a LVDS SERDES function in FPGA or clock generation in FPGA?

Thanks.

Eng Wei

[m_kumar]

Yes sir i'am using serializer in transmitter side and deserializer in receiver side.

[EngWei_O_Intel]

Hi Kumar

You can generate example design through IP Catalog following spec here:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/archives/ug_altera_lvds-17-0.pdf

Or you can search for relevant functional design example here:

https://fpgacloud.intel.com/devstore/platform/?search=LVDS

Thanks.

Eng Wei

[m_kumar]

Thank you, i will update result soon.

[EngWei_O_Intel]

Hi Kumar

Since there is no update on this, we will transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

Eng Wei