Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15311 Discussions

Can SignalTap work without clock?

ldm_as
Novice
361 Views

Hi All,

 

Can SignalTap work without clock? I actually only want to see the logic values of the signals, which are not timed by clock (async resets, etc)

 

Thank you!

 

0 Kudos
1 Solution
sstrell
Honored Contributor III
122 Views

If you want to see internal signal levels during runtime without a clock, use In-System Sources & Probes instead of Signal Tap.

 

#iwork4intel

View solution in original post

2 Replies
SreekumarR_G_Intel
122 Views

No, you must use clock for internal logic analyzer data acquisition to sample the data on the rising edge or falling edge etc.

Can you try use the global clock in your design and add the not timed signal into that stp file ?

I am sure in way above you can find the changes in not timed signal .

 

Also here is the signaltap user guide for your reference,

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/signal.pdf

 

Thank you ,

 

Regards,

Sree

sstrell
Honored Contributor III
123 Views

If you want to see internal signal levels during runtime without a clock, use In-System Sources & Probes instead of Signal Tap.

 

#iwork4intel

Reply