- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi All,
Can SignalTap work without clock? I actually only want to see the logic values of the signals, which are not timed by clock (async resets, etc)
Thank you!
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
If you want to see internal signal levels during runtime without a clock, use In-System Sources & Probes instead of Signal Tap.
#iwork4intel
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
No, you must use clock for internal logic analyzer data acquisition to sample the data on the rising edge or falling edge etc.
Can you try use the global clock in your design and add the not timed signal into that stp file ?
I am sure in way above you can find the changes in not timed signal .
Also here is the signaltap user guide for your reference,
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/signal.pdf
Thank you ,
Regards,
Sree
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
If you want to see internal signal levels during runtime without a clock, use In-System Sources & Probes instead of Signal Tap.
#iwork4intel

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page