Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15547 Discussions

Can the swinfo2header be used to get names of all modules with their master port names?

New Contributor II

The swinfo2header help from commandline looks like this:


Is there a way to use this to get list of names of:

1. all modules in the system,

2. all masters in the system, and

3. memory map for a slave port for all masters connected to it, and

4. memory map for a master port for all slaves connected to it?

It is not clear what is meant by module in this program.

0 Kudos
1 Reply


Are you trying to get access/view the whole system project view?