Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16950 Discussions

Code Gerneration for DSP

Altera_Forum
Honored Contributor II
‎11-15-2017 10:35 AM
1,348 Views

Hi. 

 

I have several operations on signed and unsigned long in my kernel, but only multiplication on signed long appears to use 8 DSP blocks. 

For example, division and modulo on long or unsigned long appear to produce costly logic instead of using DSP blocks. 

 

Is this expected behaviour in aoc version 16.0.X or an indicator for a bug in my code?
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎11-15-2017 11:01 PM
389 Views

I don't think this has anything to do with OpenCL. Chances are that Altera does not at all have IP Cores for long division/modulo operations that use DSPs; in fact, maybe it is not at all possible to use the DSPs for such operations.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎11-15-2017 11:42 PM
389 Views

Okay 

Thank you.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.