Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Compilation Error

Altera_Forum
Honored Contributor II
1,212 Views

Hi i am getting the following error during compilation cu any one help me plz 

 

Error (12005): Actual width (17) of port "read_address" on instance "KIKISMDWT:UVK|dual_ram:DUALRAM" is not compatible with the formal port width (5) declared by the instantiated entity 

 

 

 

 

COMPONENT dual_ram IS 

PORT 

clock1 : IN STD_LOGIC := '1'; 

clock2 : IN STD_LOGIC := '1'; 

data : IN STD_LOGIC_VECTOR (23 DOWNTO 0); 

read_address : IN STD_LOGIC_VECTOR (16 DOWNTO 0); 

write_address : IN STD_LOGIC_VECTOR (16 DOWNTO 0); 

wren : IN STD_LOGIC := '0'; 

q : OUT STD_LOGIC_VECTOR (23 DOWNTO 0) 

); 

END COMPONENT; 

 

 

DUALRAM : dual_ram PORT MAP(clock1,clock2,data,read_address,write_address,wren,q);
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
291 Views

You didnt post the entity, but the error suggests your component doesnt match the entity definition. You need to fix the component to match the entity, or forget about components completely and use direct instantiation: 

 

DUALRAM : entity library_where_ram_is_compiled.dual_ram port map ( --etc )
Altera_Forum
Honored Contributor II
291 Views

As the message says, your 'read_address' signal has probably a width of 5 instead of the expected width of 17

Reply