Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15562 Discussions

Compilation error (275024/275023 & 12153)

THaas1
Beginner
777 Views

Hi, I have to design a 4 bit binary adder, but I cannot find the origine of those errors,

 

all help is welcomed,

thanksCapture d'écran 2020-03-31 14.23.44.png

0 Kudos
2 Replies
RichardTanSY_Intel
711 Views

Hi,

The error occurs because in a Block Design Files (.bdf), the primitive for the specified instance and type has a width mismatch between the source and the specified port. The number of bits of the input must be equal to that of the output. Correct the design so that the input is equal to the output.

THaas1
Beginner
711 Views

yes, thank you for your answer

Reply